We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4f2ef31 commit 643046aCopy full SHA for 643046a
Documentation/devicetree/bindings/iio/frequency/adi,ad9172.txt
@@ -28,6 +28,8 @@ Optional properties:
28
SYNCOUTB signal, default is CMOS.
29
- adi,sysref-coupling-dc-enable: Enables SYSREF signal DC coupling,
30
default is AC coupling.
31
+ - adi,sysref-error-window: Amount of jitter allowed on the sysref
32
+ input pins. Unit is in DAC clock cycles.
33
- reset-gpio: a GPIO spec for the reset pin.
34
- txen0-gpio: a GPIO spec for the TXEN0 pin.
35
- txen1-gpio: a GPIO spec for the TXEN1 pin.
0 commit comments