Skip to content

Commit 49c455b

Browse files
committed
mb/system76/tgl-u: galp5: Re-add CPU PCIe RTD3
Tested with the following drives: - Crucial P5 Plus (CT500P5PSSD8) - Kingston KC3000 (SKC3000S/512G) - Sabrent Rocket NVMe 4.0 (SB-ROCKET-NVMEe4-500) - Samsung 970 EVO (MZ-V7E250) - Samsung 970 EVO Plus (MZ-V7S250) - Samsung 980 PRO (MZ-V8P2T0) - WD Black SN850X (WDS100T2XD0E) - WD Blue SN580 (WDS500G2B0C) - WD Green SN350 (WDS240G2G0C) Test: - PCH asserts `SLP_S0#` during suspend (power LED blinks) - `slp_s0_residency_usec` increases after suspend Change-Id: I7491c4ffd62b284ba47fded70793830f63cb9c5f Signed-off-by: Tim Crawford <[email protected]>
1 parent b3e9fbe commit 49c455b

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

src/mainboard/system76/tgl-u/variants/galp5/overridetree.cb

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,12 @@ chip soc/intel/tigerlake
2121
# PCIe PEG0 x4, Clock 0 (SSD1)
2222
register "PcieClkSrcUsage[0]" = "0x40"
2323
register "PcieClkSrcClkReq[0]" = "0"
24+
chip soc/intel/common/block/pcie/rtd3
25+
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D14)" # SSD1_PWR_DN#
26+
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H0)" # GPP_H0_RTD3
27+
register "srcclk_pin" = "0" # SSD1_CLKREQ#
28+
device generic 0 on end
29+
end
2430
end
2531
device ref north_xhci on # J_TYPEC2
2632
register "UsbTcPortEn" = "1"

0 commit comments

Comments
 (0)